Your shopping cart is empty!
JEDEC JESD78E PDF
Product Code:
Availability:
Availability:
product
In Stock
In Stock
$40.70
$74.00
IN TAX $40.70
IN TAX $40.70
IC LATCH-UP TEST
| Published by | Publication Date | Number of Pages |
| JEDEC | 04/01/2016 | 32 |
Preview
JEDEC JESD78E – IC LATCH-UP TEST
This standard covers the I-test and Vsupply overvoltage latch-up testing of integrated circuits. The purpose of this standard is to establish a method for determining IC latch-up characteristics and to define latch-up detection criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.
This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880.
Worldwide Standards PDF © 2024
Reviews (0)