Your shopping cart is empty!
JEDEC JESD75-6 PDF
Product Code:
Availability:
Availability:
product
In Stock
In Stock
$29.15
$53.00
IN TAX $29.15
IN TAX $29.15
PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS
| Published by | Publication Date | Number of Pages |
| JEDEC | 03/01/2006 | 11 |
JEDEC JESD75-6 – PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS
This standard defines device pinouts for 14-, 16-, 20-, and 24-lead logic functions. This pinout standard specifically applies to the conversion of DIP-packaged logic devices to PSO-N/PQFN packages logic devices. The purpose of this standard is to provide a pinout standard for 14-, 16-, 20-, and 24-lead logic devices offered in 14-, 16-, 20-, and 24-lead PSO-N/PQFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Reviews (0)