Your shopping cart is empty!
JEDEC JESD252.01 PDF
Product Code:
Availability:
Availability:
product
In Stock
In Stock
$29.15
$53.00
IN TAX $29.15
IN TAX $29.15
Serial Flash Reset Signaling Protocol
| Published by | Publication Date | Number of Pages |
| JEDEC | 04/01/2021 | 12 |
Preview
JEDEC JESD252.01 – Serial Flash Reset Signaling Protocol
This standard is intended for use by SoC, ASIC, ASSP, and FPGA developers or vendors interested in incorporating a signaling protocol for hardware resetting the Serial Flash device. In is also intended for use by peripheral developers or vendors interested in providing Serial Flash devices compliant with the standard. This standard defines a signaling protocol that allows the host to reset the slaved Serial Flash device without a dedicated hardware reset pin. Item 1775.06.
Worldwide Standards PDF © 2024
Reviews (0)