Your shopping cart is empty!
ESD TR5.4-02 PDF
Product Code:
Availability:
Availability:
product
In Stock
In Stock
$22.00
$40.00
IN TAX $22.00
IN TAX $22.00
Determination of CMOS Latch-up Susceptibility, Transient Induced Latch-Up – Technical Report No. 2
| Published by | Publication Date | Number of Pages |
| ESD | 2008 | 62 |
ESD TR5.4-02 – Determination of CMOS Latch-up Susceptibility, Transient Induced Latch-Up – Technical Report No. 2
This technical report is intended to provide background information pertaining to the development of the transient latch-up standard practice.
Reviews (0)