Your shopping cart is empty!
JEDEC JESD82-16A PDF
Product Code:
Availability:
Availability:
product
In Stock
In Stock
$44.00
$80.00
IN TAX $44.00
IN TAX $44.00
DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS
| Published by | Publication Date | Number of Pages |
| JEDEC | 05/01/2007 | 43 |
JEDEC JESD82-16A – DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTUA32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Reviews (0)