JEDEC JESD28-A PDF
JEDEC JESD28-A PDF
$32.45

JEDEC JESD28-A PDF

   0 reviews
Product Code:
Availability:
product
In Stock
$32.45 $59.00
IN TAX $32.45
Ask about this product

A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS

Published byPublication DateNumber of Pages
JEDEC12/01/200118

JEDEC JESD28-A – A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS

This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.

Reviews (0)

   0 reviews
Write a review