Your shopping cart is empty!
IEC 62142 Ed. 1.0 en PDF
Product Code:
Availability:
Availability:
product
In Stock
In Stock
$145.75
$265.00
IN TAX $145.75
IN TAX $145.75
Verilog (R) register transfer level synthesis
| Published by | Publication Date | Number of Pages |
| IEC | 06/27/2005 | 109 |
Preview
IEC 62142 Ed. 1.0 en – Verilog (R) register transfer level synthesis
Defines a set of modeling rules for writing Verilog® HDL descriptions for synthesis. Adherence to these rules guarantees the interoperability of Verilog HDL descriptions between register-transfer level synthesis tools that comply to this standard. The standard de.nes how the semantics of Verilog HDL are used, for example, to describe level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.
Worldwide Standards PDF © 2024
Reviews (0)